

BRANCH-FREE OSCILLATORS FOR FUN AND PROFIT

ANGUS HEWLETT

 ~ 90.2

Single Program Multiple Data

Branches? What branches?

Language features: **if is** switch for do/while "?" ternary operator min/max (maybe.) memory operations (most.) synchronisation primitives vtable lookups

Aside: The C++ virtual machine

Observable behaviour is well-defined…

.. but compilers may achieve this **however they please**.

If performance depends on the compiler's decisions, this may be *fragile*.

Optimising compilers make a best effort… we can often help by giving it more to work with, but sometimes their "help" is counterproductive.

Machine instructions and instruction flow

al Jacobson et aprobacio cont
| 1990 :
| 1990 : | Nr Collis etc. | Let bron Lett.| | 1990 | 19 void naive_sawtooth(float inc, float* buffer, int smps, float& ph) man a
The San Andrews (1978)
The San Andrews (1978), and the San Andrews , Bronzell for (int $i = 0$; $i <$ smps; $i++$) $\frac{1}{2}$ and $\frac{1}{2}$
(result) $\frac{1}{2} \frac{1}{2} \frac{1$ ph += inc; <mark>ie viet formidien</mark>
alde musik₎
andré nadik)
mangressis) if (ph $>= 1.f$) \mathbb{R} THE THE TERM $ph = 1.f;$ **FARS**
Friedrich
Berger: $buffer[i] = ph;$ r
Nagrada arteau angli, intrastantijoje mini rasmas
⁵ internasionalismo kati tatimoj Terre er
Heliophys (1983) şeller
İstinadlar Screenshot AMDA

"Machine-language VM"

ÚM1

https://godbolt.org

Aside: The machine-language virtual machine

Machine-language VM

 $\begin{picture}(20,20) \put(0,0){\line(1,0){10}} \put(15,0){\line(1,0){10}} \put(15,0){\line(1$

重回 | 田

40>

error_nocance:

Instruction fetch address Execution pipeline Address-space remapping Caches (L1I, L1D, L2, L3...) Rename registers Branch predictors Load / store queues / buffers Shared execution resources (SMT)

TLP: Thread- (or process)- level parallelism: Cores

ILP: Instruction-level parallelism: Execution pipeline ("front end",

Why branchless? Parallelism recap.

Apple M1: "An octa/deca-core superscalar CPU with 14-wide dispatch and 128 bit NEON SIMD units."

Core designs are (mostly) common across a given CPU family / generation. Designs vary but these principles are generally applicable (ARM "A"-class & x64).

Thread-level parallelism? Why not?

✦ Optimal for big chunks of work (>100µs / 10[⁶](https://www.hotsymbol.com/symbol/superscript-six) instructions)

✦ Already used by the host & the OS & expensive

✦ Data / core / cache synchronisation and safety can be complex

✦ Doesn't belong in your inner loop

Each type of parallelism tends to be one-shot: best used at one hierarchical level only.

Assumption: No SMT. No in-lane vectorisation.

CPU architecture: The Apple M1 "Firestorm" superscalar RISC CPU core.

Front end: organises the work Fetch, Decode/"Crack", Schedule, Rename, Predict

Back end: does the work Load, Store, Integer/Float Math, Logic, Vector SIMD

CPU scheduler make a best effort - but we can help by giving it more to work with.

CPU architecture: zoom and enhance…

Four NEON SIMD units each 128 bits wide

(4x float32 single-precision: also int32 & double)

Four instructions per clock (multiply, add, logic, compare…)

16 float32's per clock tick

Why branchless? Back-end execution: Instruction latency and data dependencies

> $1-10\,\mathrm{ms}$ 0.25ns One CPU clock-tick.

(typical figures for simple operations on modern CPUs. $1/x$, sqrt(x), $log(x)$, x^n may be much slower)

Simple operations: add, subtract, multiply, min, max, abs, comparisons, bitwise logic, shift/shuffle.

v23.4s, v27.4s, v23.4s Result **Input**

v27.4s, v27.4s, v23.4s

Executes at t=0

Cannot execute until t=3

NOT audio latency! NOT filter unit-sample delay!

Why branchless? Imagining the CPU as a slower, wider machine

Note: compile- and runtime instruction re-ordering

✦ 48 data streams with single-cycle latency.

✦ Potential for 16x to 48x greater throughput?

◆ One-third the clock rate.

Note: compile- and runtime instruction re-ordering

Limits to width: the register file. ARM: **32** visible 128-bit registers X64: **16** visible 256-bit registers AVX512f: **32** visible 512-bit registers ARM64EC: **16** visible 128-bit registers 12-wide instruction stream (48-wide data stream) may be too wide: 2.5 registers per stream. "Spills and refills" result in additional machine instructions, more work for the CPU, and may degrade performance.

CPU heterogeneity: "Performance", "Efficiency", "big.LITTLE"

Performance characteristics - and ideal instruction sequences! - can vary even on the same device.

Evaluate!

During development

Note: compile- and runtime instruction re-ordering

At runtime?

Use high resolution timer

Aim for a run-size in the ~tens of microsecond range (64 samples x 1000 iterations?)

Too small: sampling error. Too large: thread interrupts

Run the whole test 100+ times (=> sub 1s), sort results, discard upper and lower quartiles and average.

Core reassignments can cause negative times; thread interrupts can cause long times.

Foundational techniques

- SIMD intrinsics (wrapped)
- Data interleaving (wrapped)
- Compare-and-mask ops
- Clip-and-scale window functions
- Polynomial approximations
-

• Avoid unrolling the inner-loop: code size, per-sample dependencies, book-keeping

SIMD & interleaved intrinsics wrapper

```
template <class simd_t> class QuadratureOscillator
    typedef simd_t::vec_float vf;
   vf A, B, sinOut, cosOut;
   void process_sample()
        vf temp = B * sinOut + A * cosOut;
        cosOut = B * cosOut - A * sinOut;sinOut = temp;write\_output (\theta, sinOut);
        write\_output (1, cosOut);
typedef simd_wrap<arm_neon, 2> simd;
QuadratureOscillator<simd> x;
x.process_sample();
```
• Write clean, readable code

• "No" performance penalty vs intrinsics or asm • Trivial to generate different layouts & ISAs for evaluation

• Control-flow statements (if, else...) are unavailable. • Relational compare operators must evaluate to 'bool'. • "?" (Conditional ternary) operator cannot be overloaded. • Substitute with template-function constructs ("compare_greater" instead of " $>$ ")

• … but dependent name lookups require import via 'using'.

• Some developer overhead when moving between AoS & SoA.

Moving target (std::**experimental**::simd in standard library) .

SIMD & interleaved intrinsics wrapper

```
// Define an array-of-Neon-vector class with a conversion from float, and an add operator.
template <int N> class alignas(16) vf
public:
   static constexpr int vector_width = N*4;
    float32x4_t m[N];simd_forceinline vf (float x)
        force_unroll for (int i = 0; i < N; i++) m[i] = vdupq_n_f32(x);
   simd_forceinline const vf& operator+=(const vf<N>& other)
        force_unroll for (int i = 0; i < N; i++) m[i] = vaddq_f32(m[i], other.m[i]);
        return *this;
```
- Implements simple math operations $(+\dot{ }^*, \dot{m})$ max, comparisons, logic), pick, floor, clip etc.
- Conversion from float rely on compiler to deduplicate
- Requires some compiler cooperation…
- If in any doubt, use Compiler Explorer or 'clang -S'

Convenience function: pick_xx (input, comparison, val_if_true, val_if_false). Works for all widths. **max**, **min**, **clip** functions available for simpler cases. Can use bitwise OR or vector FADD for the final combination step.

Clip-and-scale window functions

fmul (fsub (fmax (fabs (x), a), a), scale);

Generates a window function across multiple lanes in four instructions

Polynomial approximations

Do not parallelise well Memory-intensive (harmful to cache?) - 1024-entry LUT: 4kb - L1 cache: 32-128kb, ~3 cycles - L2 cache: 15 cycles *per lane*

costs
 costs
 costs
 costs
 costs
 costs
 costs
 costs
 costs
 costs
 costs
 costs
 costs
 costs
 costs
 costs - Function-call overhead* = >100 cycles on many CPUs

5th order polynomial (half sine) 4x multiply, 2x FMA

SIMD & interleaved intrinsics wrapper: Recap!

Interleaving factor and the presenting the state of the state of the line of the line of the line of the line o

Decouples algorithm design from instruction sets and decisions about optimal interleaving - while maintaining "close to optimal" performance.

Interleaving maximises use of available CPU resources and hides instruction dependency / data latency.

Ease of arbitrary code generation x lightweight benchmarking/profiling $=$ runtime code path selection

Let's make an oscillator: Hello World

```
// Naive phase increment "sawtooth" - original branching version
void process_block(std::vector<simd>& out_buffer )
    sim d ph = m_phase;
    const simd phase\_increment = m\_inc;for (auto& o0 : out_buffer)
        ph += phase_increment;if (ph >= 1.f) ph == 1.f;
        00 = ph;m_{\text{}}phase = ph;
```

```
// Naive phase increment "sawtooth" - branchless version
void process_block(std::vector<simd>& out_buffer )
    sim d ph = m_phase;
    const simd phase_increment = m\_inc;
    const simd reset_threshold = sim(1.f) - phase_inc;
    const simd reset_increment = sim(-1.f) + phase\_inc;// Branchless
    for (auto& o0 : out_buffer)
        // Three machine instructions:
        // - compare// - select// - add// ph += (ph >= reset_threshold) ? reset_increment : phase_increment;
        ph += simd::pickge(ph, reset_threshold, reset_increment, phase_increment);
        00 = ph;m_{\text{}}phase = ph;
```
Branching - cannot work with SIMD vectors!
Branching - cannot work with SIMD vectors!
Branchless version using **pickge** compare-and-mask. Pre-subtract for phase reset.

Let's make an oscillator: Code generation

- Spreads the cost of flow control.
- Hides instruction latency / data dependency.

1x interleaved 2x interleaved 2x interleaved 4x interleaved 4x interleaved

Let's make an oscillator: Performance

12-way interleaved (48 voices): 5.5x faster than "classic" SIMD, 22x faster than scalar code.

This oscillator sucks.

Why "only" 22x faster?

Pipelining - second iteration can begin before first completes.

 $1x$ interleave $= 1.75$ per lane

Synthetic / artificial case - always profile!

 $4x$ interleave = 1.06 per lane \sim 12x = 68 instructions (1.42 per lane)

'Idp', 'stp' - loads and stores - indicate register spills & refills

8-wide: 4.5x 1-wide (18x scalar)

12-wide: 5.5x 1-wide (22x scalar)

Improvement 1: triangle

1x absolute 2x compare 2x mask 1x subtract 1x scale

ec time (1 osc, 1smp, pSec) 574.005188 ec time (1 osc, 1smp, pSec) 328.168884 ec time (1 osc, 1smp, pSec) 224.697128 ec time (1 osc, 1smp, pSec) 200.590622 lised exec time (1 osc, 1smp, pSec) 199.818436 lised exec time (1 osc, 1smp, pSec) 199.808777 lised exec time (1 osc, 1smp, pSec) 215.687042 lised exec time (1 osc, 1smp, pSec) 301.017548

(MOscSamps/s: 1742) (MOscSamps/s: 3047) $(MOscSamps/s: 4450)$ (MOscSamps/s: 4985) (MOscSamps/s: 5004) (MOscSamps/s: 5004) $(MOscSamps/s: 4636)$ (MOscSamps/s: 3322)

(64vc 88k Est CPU%: 0.32328) (64vc 88k Est CPU%: 0.184825) (64vc 88k Est CPU%: 0.126549) (64vc 88k Est CPU%: 0.112973) (64vc 88k Est CPU%: 0.112538) (64vc 88k Est CPU%: 0.112532) (64vc 88k Est CPU%: 0.121475) (64vc 88k Est CPU%: 0.169533)

Triangle formula

$2\{abs(x) < 0.5 : x, sign(x) - x\}$

simd triangle = 2.f $*$ (simd::picklt(simd::fabs(x), 0.5f, x, simd::sign(x)-x));

sign function: pick $(x >= 0)$? 1 : -1;

Still not antialiased! But provides a solid foundation for symmetric, band limited polynomials…

At 4-16x interleaving, still ~9x faster than a naive sawtooth implemented in scalar code.

Improvement 2: polynomial sine wave

5th order polynomial, half-cycle sine wave

$$
y = \frac{\left(x^5 - 10x^3 + 25x\right)}{16}
$$

 $simd$ $y = triangle;$ simd $y2 = y*y;$ simd $y3 = y2*y;$ simd sine_wave = $((y2*y3) - (10.f * y3) + (25.f * y)) * 0.625f;$

- Total error: **-54dB**
- Excluding first four harmonics: **-80dB** (good to Fs / 8)

At 4-16x interleaving, still >5.5x faster *than a naive sawtooth* implemented in scalar code.

Improvement 2: polynomial sine wave

Assembly (1x interleave / 4-wide) Assembly (1x interleave / 4-wide)

Improvement 3: Quadrature oscillator

Computationally simple technique producing a pure sine & cosine wave using rotation

```
for (int i = 0; i < smps; i++)
₹
      simd newX = cosAngle * x - sinAngle * y;
      simd newY = sinAngle * x + cosAngle * y;
      x = newX;y = newY;buffer[i] = y;Avg runtime : 657.864014 Interleave width: 1 (x4) 4
                                                      (for iter):524288
                                                                           Normalised
   Avg runtime :810.534058 Interleave width: 2 (x4) 8
                                                      (for iter):1048576
                                                                           Normalised
                                Interleave width: 4 (x4) 16
                                                             (for iter):2097152
   Avg runtime : 1335.934082
                                                                                  Norm
   Avg runtime : 1942.556152
                                Interleave width: 6 (x4) 24
                                                             (for iter):3145728
                                                                                  Norn
   Avg runtime : 2405.724121
                                Interleave width: 8 (x4) 32
                                                             (for iter):4194304
                                                                                  Norn
    Avg runtime : 3089.466064
                                Interleave width: 10 (x4) 40
                                                             (for iter):5242880
                                                                                  Norm
   Avg runtime : 3643.606201
                                Interleave width: 12 (x4) 48
                                                             (for iter):6291456
                                                                                  Norn
   Avg runtime : 5089.434082
                                                                                  Norn
                                Interleave width: 16 (x4) 64
                                                             (for iter):8388608
                                                             (for iter):16777216
                                Interleave width: 32 (x4) 128
   Avg runtime : 12212.930664
                                                                                  Norm
```
Coefficient calculation is costly (needs trig or close approx.) ❌ Iterative - potential for stability problems.

$\sqrt{\sqrt{2}}$ Algorithm is inherently branchless. ✅ Clean waveforms.

✅ sin & "free" cos wave.

Improvement 3: Quadrature oscillator

4 cycles after 'fmul'. 4 cycles until result. Result to 'v0' for next iteration

endently on adjacent units

MS) wait 4 cycles for FMULs to complete.

ext for multiply-accumulates to complete.

Results and comparison

Performance

Numerical stability

Coefficients

Interleave

V Quadrature Fidelity Simplicity Free cos wave!

"Generate a naive sawtooth, then correct the step-function to reduce | remove aliasing while preserving harmonics."

Polynomial **B**and**l**imited St**ep**

Use a polynomial function to approximate a band-limited step.

Sawtooth, triangle, square, PWM, hardsync …

Polynomial Bandlimited Step

"Lookahead-free" using windowed x^2

Improvement three: PolyBLEP Polynomial Bandlimited Step

```
for (int i = 0; i < smps; i++)
\mathcal{L}_{\mathcal{L}}ph += simd::pickgt(ph, rsp, rst, phi);
    simd saw = ph *2;
    simd sqr = simd::pickgt(ph, pwm, 1.f, -1. f);
    simd window_hilo = window_size_inverse * simd::fmax(0.f, (simd::fabs(ph) - window_size_one_minus));
    simd window_lohi = window_size_inverse * simd::fmax(0.f, (simd::fabs(ph) - window_size_one_minus));
    buffer[i] = sqrt\_level * (sqrt - window\_hilo_q - window\_lohi_q) + saw\_level * (saw - window\_hilo_q);
```
// Phase increment: (ph > rsp) ? rst : phi;

// Raw sawtooth scaled -1.1 // Raw squarewy scaled -1.1

// Window around $+-1$ simd window_hilo_q = window_hilo * window_hilo * simd::sign(saw); // x^2 window, positive for ph > 0.5, negative for ph < 0.5

// Window around +-1 $simd$ window_lohi_q = window_lohi $*$ window_lohi $*$ simd::sign(sqr); // x^2 window, positive for sqr > 0, negative for sqr < 1

Polynomial Bandlimited Step

 $LBB10$ 2:

 $\mathbf{1} \mathbf{1} \mathbf{$

 $-$

ormance vs scalar naive saw

exec time (1 osc, 1smp, pSec) 685.928406 (64vc 88k Est CPU%: 0.386315) (MOscSamps/s: 1457) exec time (1 osc, 1smp, pSec) 493.223206 (MOscSamps/s: 2027) (64vc 88k Est CPU%: 0.277783) exec time (1 osc, 1smp, pSec) 459.931396 (MOscSamps/s: 2174) (64vc 88k Est CPU%: 0.259033) malised exec time (1 osc, 1smp, pSec) 439.032928 (MOscSamps/s: 2277) (64vc 88k Est CPU%: 0.247263) malised exec time (1 osc, 1smp, pSec) 440.712006 (64vc 88k Est CPU%: 0.248209) (MOscSamps/s: 2269) malised exec time (1 osc, 1smp, pSec) 440.843994 (MOscSamps/s: 2268) (64vc 88k Est CPU%: 0.248283) malised exec time (1 osc, 1smp, pSec) 474.599274 (MOscSamps/s: 2107) (64vc 88k Est CPU%: 0.267294) malised exec time (1 osc, 1smp, pSec) 470.791595 (64vc 88k Est CPU%: 0.26515) (MOscSamps/s: 2124) Normalised exec time (1 osc, 1smp, pSec) 546.351257 (MOscSamps/s: 1830) (64vc 88k Est CPU%: 0.307705)

4-5x antialiased saw & square for the price of one naive sawtooth

Better polynomials may be available!

Crude window - unacceptable roll-off and aliasing at 1x

-66dB > 10kHz 第七 $-78dB \leq 10kHz$ 設定

Clean sawtooth & pulse at 4x for the price of a naive sawtooth at 1x Better polynomials may be available…

 $HOLD$ \Box Und

OO

2x: much better than naive. 4x: approaching perfection -78dB > 10kHz $-90dB \leq 10kHz$

Results and conclusion

Branch-free & parallel code offers potentially significant efficiency gains.

Visible register file limits maximum efficiency (SVE2 to the rescue?)

Beware compilers with good intentions…

Profile, profile, profile!

Thank you.

Thanks to: Dougall Johnson (M1 instruction timings) https://dougallj.github.io/applecpu/firestorm.html Matt Godbolt (Compiler Explorer) https://godbolt.org/ Cardyak (M1 architectural diagrams) https://x.com/cardyak Desmos (Graph Plotter) <https://www.desmos.com/calculator> Voxengo (SPAN) <https://www.voxengo.com>

