

BRANCH-FREE OSCILLATORS FOR FUN AND PROFIT

ANGUS HEWLETT

Se Se






Single Program Multiple Data

To DSL or not to DSL?

Branches? What branches?



Language features: switch for do/while "?" ternary operator min/max (maybe.) memory operations (most.) synchronisation primitives vtable lookups

Aside: The C++ virtual machine

... but compilers may achieve this **however they please**.

If performance depends on the compiler's decisions, this may be *fragile*.

Optimising compilers make a best effort... we can often help by giving it more to work with, but sometimes their "help" is counterproductive.




Observable behaviour is well-defined...

Machine instructions and instruction flow

void naive_sawtooth(float inc, float* buffer, int smps, float& ph) for (int i = 0; i < smps; i++)</pre> ph += inc; **if** (ph >= 1.f) ph = 1.f;buffer[i] = ph; Screenshot

https://godbolt.org





"Machine-language VM"

Aside: The machine-language virtual machine

× ェ ⁿ 器 く > 🏥 Memory Document for 0x16b6e0278		🖁 < > 🧰 0 kevent_id	
🔍 AUHostingServiceXPC_arrow > 🏥 0x16b6e0278 > No Selection	🔍 AUHos	stingServiceXPC_arrow 〉 🅕 Thread 1) 向 0 kevent_id 〉 No Selection
6097339017BBC10E01000004000000000000040004000400040004000400040004000400040004000400040004000400040004000400 <th>2 3 4 -: 5 6 7 6 7 6 7 6 7 6 7 8 7 8 7 8 7 10 6 7 7 8 7 11 12 13 0.nk 13</th> <th><pre>ibsystem_kernel.dylib`kevent 0x1891edc64 <+0>: mov 0x1891edc68 <+4>: svc > 0x1891edc6c <+8>: b.lo 0x1891edc70 <+12>: pacibs 0x1891edc74 <+16>: stp 0x1891edc78 <+20>: mov 0x1891edc7c <+24>: bl 0x1891edc80 <+28>: mov 0x1891edc84 <+32>: ldp 0x1891edc88 <+36>: retab 0x1891edc8c <+40>: ret</pre></th> <th>x16, #0x177 #0x80 0x1891edc8c ; <</th>	2 3 4 -: 5 6 7 6 7 6 7 6 7 6 7 8 7 8 7 8 7 10 6 7 7 8 7 11 12 13 0.nk 13	<pre>ibsystem_kernel.dylib`kevent 0x1891edc64 <+0>: mov 0x1891edc68 <+4>: svc > 0x1891edc6c <+8>: b.lo 0x1891edc70 <+12>: pacibs 0x1891edc74 <+16>: stp 0x1891edc78 <+20>: mov 0x1891edc7c <+24>: bl 0x1891edc80 <+28>: mov 0x1891edc84 <+32>: ldp 0x1891edc88 <+36>: retab 0x1891edc8c <+40>: ret</pre>	x16, #0x177 #0x80 0x1891edc8c ; <
Address $0x16b6e0278$ Page $<$ >Lock \triangle Number of Bytes \bigcirc \square \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \square \bigcirc \bigcirc \square \bigcirc \square \bigcirc \square \bigcirc \square \bigcirc <td< td=""><td></td><td></td><td>Lin</td></td<>			Lin
R Exception State Registers		CGSWindowShmemCreateWithPo	ort failed on port 0
far = (unsigned long) 0x00000000000000000000000000000000000	0×00000000000000000	CGSWindowShmemCreateWithPo	
esr = (unsigned int) 0x56000080	0x56000080	COSWITTLOWSTIMEMOTER LEWILTER	
exception = (unsigned int) 0x0000000	0x00000000		
> 🖪 Floating Point Registers			
✓			
x0 = (unsigned long) 0x00000000000000000000000000000000000	0x00000000000000000		
x1 = (unsigned long) 0x00000000000000000000000000000000000	0x00000000000000000		
x2 = (unsigned long) 0x00000000000000000000000000000000000	0x0000000000000000		
x3 = (unsigned long) 0x00000016b6e0278	0x000000016b6e0278		
x4 = (unsigned long) 0x00000000000000000000000000000000000	0x0000000000000000		
x5 = (unsigned long) 0x00000000000000000000000000000000000	0x00000000000000000		
x6 = (unsigned long) 0x000000000000000	0x00000000000000000		
x7 = (unsigned long) 0x000000000000403	0x0000000000000403		
x8 = (unsigned long) 0x0000000000000000000	0x0000000000000400		
x9 = (unsigned long) 0x0000001e42bdb80	0x00000001e42bdb80		
x10 = (unsigned long) 0x00000000000000000	0x0000000000000400		
x11 = (unsigned long) 0x0000000000000020ff	0x00000000000020ff		
x12 = (unsigned long) 0x0000001e42ba160	0x00000001e42ba160		
x13 = (unsigned long) 0x001ffe200000000	0x001ffe2000000000		
x14 = (unsigned long) 0x000000141b00000	0x0000000141b00000		
x15 = (unsigned long) 0x0000000141b04080	0x0000000141b04080		
x16 = (unsigned long) 0x00000000000000177	0x00000000000000177		
x17 = (unsigned long) 0x0000001e602b438 x18 = (unsigned long) 0x000000000000000	0x00000001e602b438 0x00000000000000000		
	0000000000000000000000000000000000000	(11db)	
		• 🗧	(≡ → Filter



NOT PICTURED:

Instruction fetch address Execution pipeline Address-space remapping Caches (L1I, L1D, L2, L3...) Rename registers Branch predictors Load / store queues / buffers Shared execution resources (SMT)








Machine-language VM

error_nocance

: 4 Col: 1 | 🖡

🖞 | 🚺 🚺

Why branchless? Parallelism recap.



Core designs are (mostly) common across a given CPU family / generation. Designs vary but these principles are generally applicable (ARM "A"-class & x64).

Apple M1: "An octa/deca-core superscalar CPU with 14-wide dispatch and 128 bit NEON SIMD units."

TLP: Thread- (or process)- level parallelism: Cores

ILP: Instruction-level parallelism: Execution pipeline ("front end",

Thread-level parallelism? Why not?

- Already used by the host & the OS & expensive
- Doesn't belong in your inner loop


Each type of parallelism tends to be one-shot: best used at one hierarchical level only.

Assumption: No SMT. No in-lane vectorisation.

Optimal for big chunks of work (>100µs / 10⁶ instructions)

Data / core / cache synchronisation and safety can be complex


CPU architecture: The Apple M1 "Firestorm" superscalar RISC CPU core.




Front end: organises the work Fetch, Decode/"Crack", Schedule, Rename, Predict

Back end: does the work Load, Store, Integer/Float Math, Logic, Vector SIMD

CPU scheduler make a best effort - but we can help by giving it more to work with.



CPU architecture: zoom and enhance...



Four NEON SIMD units each 128 bits wide

(4x float32 single-precision: also int32 & double)

Four instructions per clock (multiply, add, logic, compare...)

16 float32's per clock tick



Why branchless? Back-end execution: Instruction latency and data dependencies

a = a * b;	fmul	v23.4s,
		Result
c = c - a;	fsub	v27.4s,

(typical figures for simple operations on modern CPUs. 1/x, sqrt(x), log(x), x^n may be much slower)

Simple operations: add, subtract, multiply, min, max, abs, comparisons, bitwise logic, shift/shuffle.

1-10ms

NOT audio latency!

v27.4s, v23.4s

v27.4s, v23.4s

Executes at t=0

Cannot execute until t=3


10-25µs

NOT filter unit-sample delay!

0.25ns One CPU clock-tick.



Why branchless? Imagining the CPU as a slower, wider machine



One-third the clock rate.

48 data streams with single-cycle latency.


Potential for 16x to 48x greater throughput?

- Note: compile- and runtime instruction re-ordering

Limits to width: the register file. ARM: **32** visible 128-bit registers X64: **16** visible 256-bit registers AVX512f: **32** visible 512-bit registers ARM64EC: **16** visible 128-bit registers 12-wide instruction stream (48-wide data stream) may be too wide: 2.5 registers per stream. "Spills and refills" result in additional machine instructions, more work for the CPU, and may degrade performance.

Note: compile- and runtime instruction re-ordering

CPU heterogeneity: "Performance", "Efficiency", "big.LITTLE"



Performance characteristics - and ideal instruction sequences! - can vary even on the same device.

Evaluate!

During development

At runtime?

Use high resolution timer

Aim for a run-size in the ~tens of microsecond range (64 samples x 1000 iterations?)

Too small: sampling error. Too large: thread interrupts

Run the whole test 100+ times (=> sub 1s), sort results, discard upper and lower quartiles and average.

Core reassignments can cause negative times; thread interrupts can cause long times.

			52	
Avg runtime :107.592003 Interleave width: 1 (x4) 4	(for iter):262144	Normalised exec time (1 osc, 1smp, pSec) 410.430939	(MOscSamps/s: 2436)	(64vc 88k Est CPU%: 0.231155)
Avg runtime :130.412003 Interleave width: 2 (x4) 8	(for iter):524288	Normalised exec time (1 osc, 1smp, pSec) 248.741165	(MOscSamps/s: 4020)	(64vc 88k Est CPU%: 0.140091)
Avg runtime :147.000000 Interleave width: 4 (x4) 16	(for iter):1048576	Normalised exec time (1 osc, 1smp, pSec) 140.190140	(MOscSamps/s: 7133)	(64vc 88k Est CPU%: 0.0789551)
Avg runtime :187.000015 Interleave width: 8 (x4) 32	(for iter):2097152	Normalised exec time (1 osc, 1smp, pSec) 89.168556	(MOscSamps/s: 11214)	(64vc 88k Est CPU%: 0.0502197)
Avg runtime :236.000015 Interleave width: 10 (x4) 40	(for iter):2621440	Normalised exec time (1 osc, 1smp, pSec) 90.026863	(MOscSamps/s: 11107)	(64vc 88k Est CPU%: 0.0507031)
Avg runtime :278.430023 Interleave width: 12 (x4) 48	(for iter):3145728	Normalised exec time (1 osc, 1smp, pSec) 88.510521	(MOscSamps/s: 11298)	(64vc 88k Est CPU%: 0.0498491)
Avg runtime :364.542023 Interleave width: 16 (x4) 64	(for iter):4194304	Normalised exec time (1 osc, 1smp, pSec) 86.913589	(MOscSamps/s: 11505)	(64vc 88k Est CPU%: 0.0489497)
Avg runtime :1219.344116 Interleave width: 32 (:	x4) 128 (for iter):8388	608 Normalised exec time (1 osc, 1smp, pSec) 145.357	147 (MOscSamps/s: 6	6879) (64vc 88k Est CPU%: 0.0

Note: compile- and runtime instruction re-ordering



Foundational techniques

- SIMD intrinsics (wrapped)
- Data interleaving (wrapped) •
- Compare-and-mask ops
- Clip-and-scale window functions
- Polynomial approximations

• Avoid unrolling the inner-loop: code size, per-sample dependencies, book-keeping

SIMD & interleaved intrinsics wrapper

```
template <class simd_t> class QuadratureOscillator
    typedef simd_t::vec_float vf;
    vf A, B, sinOut, cosOut;
    void process_sample()
       vf temp = B * sinOut + A * cosOut;
        cosOut = B * cosOut - A * sinOut;
       sinOut = temp;
       write_output (0, sinOut);
       write_output (1, cosOut);
typedef simd_wrap<arm_neon, 2> simd;
QuadratureOscillator<simd> x;
x.process_sample();
```

Moving target (std::experimental::simd in standard library).

• Write clean, readable code

"No" performance penalty vs intrinsics or asm
Trivial to generate different layouts & ISAs for evaluation

Control-flow statements (if, else...) are unavailable.
Relational compare operators must evaluate to 'bool'.
"?" (Conditional ternary) operator cannot be overloaded.
Substitute with template-function constructs ("compare_greater" instead of ">")


• ... but dependent name lookups require import via 'using'.

Some developer overhead when moving between AoS & SoA.


SIMD & interleaved intrinsics wrapper

```
// Define an array-of-Neon-vector class with a conversion from float, and an add operator.
template <int N> class alignas(16) vf
public:
   static constexpr int vector_width = N*4;
    float32x4_t m[N];
   simd_forceinline vf (float x)
        force_unroll for (int i = 0; i < N; i++) m[i] = vdupq_n_f32(x);</pre>
   simd_forceinline const vf& operator+=(const vf<N>& other)
        force_unroll for (int i = 0; i < N; i++) m[i] = vaddq_f32(m[i], other.m[i]);</pre>
        return *this;
```

- Implements simple math operations (+-*, min/max, comparisons, logic), pick, floor, clip etc.
- Conversion from float rely on compiler to deduplicate
- If in any doubt, use Compiler Explorer or 'clang -S'




Compare-and-mask operations



Convenience function: pick_xx (input, comparison, val_if_true, val_if_false). Works for all widths. max, min, clip functions available for simpler cases. Can use bitwise OR or vector FADD for the final combination step.

Clip-and-scale window functions



$$v = x$$

$$a = \left(\left(\max(|x|, 0.6) - 0.6 \right) \right) \cdot 2.5$$


$$y = a^{4}$$

$$x$$

fmul (fsub (fmax (fabs (x) ,a), a), scale);

Generates a window function across multiple lanes in four instructions

Polynomial approximations




5th order polynomial (half sine) 4x multiply, 2x FMA Do not parallelise well
Memory-intensive (harmful to cache?)
1024-entry LUT: 4kb
L1 cache: 32-128kb, ~3 cycles
L2 cache: 15 cycles *per lane*

Inherently serial*
Function-call overhead*
>100 cycles on many CPUs



SIMD & interleaved intrinsics wrapper: Recap!

 $\mathbb{I}\mathbb{P}$




Interleaving factor


Decouples algorithm design from instruction sets and decisions about optimal interleaving - while maintaining "close to optimal" performance.

Interleaving maximises use of available CPU resources and hides instruction dependency / data latency.

Ease of arbitrary code generation x lightweight benchmarking/profiling = runtime code path selection







Let's make an oscillator: Hello World

```
///
// Naive phase increment "sawtooth" - original branching version
void process_block(std::vector<simd>& out_buffer )
{
    simd ph = m_phase;
    const simd phase_increment = m_inc;
    for (auto& o0 : out_buffer)
    {
        ph += phase_increment;
        if (ph >= 1.f) ph -= 1.f;
        o0 = ph;
    }
    m_phase = ph;
}
```

Branching - cannot work with SIMD vectors!

```
// Naive phase increment "sawtooth" - branchless version
void process_block(std::vector<simd>& out_buffer )
   simd ph = m_phase;
   const simd phase_increment = m_inc;
   const simd reset_threshold = simd(1.f) - phase_inc;
   const simd reset_increment = simd(-1.f) + phase_inc;
   // Branchless
   for (auto& o0 : out_buffer)
        // Three machine instructions:
        // - compare
        // - select
        // - add
        // ph += (ph >= reset_threshold) ? reset_increment : phase_increment;
        ph += simd::pickge(ph, reset_threshold, reset_increment, phase_increment);
       o0 = ph;
   m_phase = ph;
```

Branchless version using **pickge** compare-and-mask. Pre-subtract for phase reset.



Let's make an oscillator: Code generation

1x interleaved




85-55-5-5-5-5-5-	\$10101919191919191919191919191919	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~						0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,
95	LBB1_4:		427	.LBB2_4:		764	.LBB3_4:	
96	fcmgt	v4.4s, v2.4s, v0.4s	428	fcmgt	v5.4s, v2.4s, v0.4s	765	fcmgt	v7.4s, v2.4s, v0.4s
97	bsl	v4.16b, v1.16b, v3.16b	429	fcmgt	v6.4s, v2.4s, v4.4s	766	fcmgt	v16.4s, v2.4s, v4.4s
98	fadd	v0.4s, v4.4s, v0.4s	430	subs	x10, x10, #1	767	subs	x10, x10, #1
99	str	q0, [x9, x10]	431	bsl	v5.16b, v1.16b, v3.16b	768	fcmgt	v17.4s, v2.4s, v5.4s
100	add	x10, x10, #16	432	bsl	v6.16b, v1.16b, v3.16b	769	fcmgt	v18.4s, v2.4s, v6.4s
101		x10, #2048				770	bsl	v7.16b, v1.16b, v3.16
(Sec.	cmp		433	fadd	v0.4s, v5.4s, v0.4s	771	bsl	v16.16b, v1.16b, v3.1
102	b.ne	<u>.LBB1_4</u>	434	fadd	v4.4s, v6.4s, v4.4s	772	bsl	v17.16b, v1.16b, v3.1
			435	stp	q0, q4, [x9, #-16]	773	bsl	v18.16b, v1.16b, v3.1
			436	add	x9, x9, #32	774	fadd	v0.4s, v7.4s, v0.4s
			437	b.ne	<u>.LBB2_4</u>	775	fadd	v4.4s, v16.4s, v4.4s
						776	fadd	v5.4s, v17.4s, v5.4s
						777	fadd	v6.4s, v18.4s, v6.4s
						778	stp	q0, q4, [x9, #-32]
						779	stp	q5, q6, [x9], #64
						780	b.ne	<u>.LBB3_4</u>
	7 in	structions (4 lanes)		10 ir	nstructions (8 lanes)		15 instru	ictions (16 lanes)
		1.75 inst / lane			1.25 inst / lane		1.066	6 inst / lane
					262-262-262-262-262-262-262-262-262-262		393939393939393939393939393	~5

- Spreads the cost of flow control.
- Hides instruction latency / data dependency.

2x interleaved

4x interleaved



Let's make an oscillator: Performance

Avg runtime	:96.088005	Interleave width: 1 (x4) 4	(for iter):262144	Normalised exec time (1 osc, 1smp,	pSec) 366.546661	(MOscSamps/s: 2728)	(64vc 88k Est CPU%: 0.206439)
Avg runtime	:122.818008	Interleave width: 2 (x4) 8	(for iter):524288	Normalised exec time (1 osc, 1smp,	pSec) 234.256760	(MOscSamps/s: 4268)	(64vc 88k Est CPU%: 0.131933)
Avg runtime	:141.000000	Interleave width: 4 (x4) 16	(for iter):1048576	Normalised exec time (1 osc, 1smp,	pSec) 134.468094	(MOscSamps/s: 7436)	(64vc 88k Est CPU%: 0.0757324)
Avg runtime	:167.000015	Interleave width: 8 (x4) 32	(for iter):2097152	Normalised exec time (1 osc, 1smp,	pSec) 79.631813	(MOscSamps/s: 12557)	(64vc 88k Est CPU%: 0.0448486)
Avg runtime	:181.000015	Interleave width: 10 (x4) 40	(for iter):2621440	Normalised exec time (1 osc, 1smp,	pSec) 69.046028	(MOscSamps/s: 14483)	(64vc 88k Est CPU%: 0.0388867)
Avg runtime	:206.324005	Interleave width: 12 (x4) 48	(for iter):3145728	Normalised exec time (1 osc, 1smp,	pSec) 65.588638	(MOscSamps/s: 15246)	(64vc 88k Est CPU%: 0.0369395)
Avg runtime	:279.318024	Interleave width: 16 (x4) 64	(for iter):4194304	Normalised exec time (1 osc, 1smp,	pSec) 66.594604	(MOscSamps/s: 15016)	(64vc 88k Est CPU%: 0.0375061)
Avg runtime	:900.436035	Interleave width: 32 (x4) 128	(for iter):8388608	Normalised exec time (1 osc, 1smp,	pSec) 107.340340	(MOscSamps/s: 9316)	(64vc 88k Est CPU%: 0.0604541)


Interleave	width:	1 (x4) 4
Interleave	width:	2 (x4) 8
Interleave	width:	4 (x4) 16
Interleave	width:	8 (x4) 32
Interleave	width:	10 (x4) 40
Interleave	width:	12 (x4) 48
Interleave	width:	16 (x4) 64
Interleave	width:	32 (x4) 128

12-way interleaved (48 voices): 5.5x faster than "classic" SIMD, 22x faster than scalar code.

(64vc	88k	Est	CPU%:	0.206439)
(64vc	88k	Est	CPU%:	0.131933)
(64vc	88k	Est	CPU%:	0.0757324)
(64vc	88k	Est	CPU%:	0.0448486)
(64vc	88k	Est	CPU%:	0.0388867)
(64vc	88k	Est	CPU%:	0.0369395)
(64vc	88k	Est	CPU%:	0.0375061)
(64vc	88k	Est	CPU%:	0.0604541)



This oscillator sucks.



Why "only" 22x faster?

95	LBB1_4:					
96	fcmgt	v4.4s, v2.4s,	v0.4s			
97	bsl	v4.16b, v1.16b	, v3.16b			
98	fadd	v0.4s, v4.4s,	v0.4s			
99	str	q0, [x9, x10]				
100	add	x10, x10, #1 <mark>6</mark>	fcmgt	v4.4s, v2.4s,		
101	cmp	x10, #2048	bsl	v4.16b, v1.16	b, v3.16b	
102	b.ne	<u>.LBB1_4</u>	fadd	v0.4s, v4.4s,	v0.4s	
			str	q0, [x9, x10]		
			add	x10, x10, #16	fcmgt	v4.4s, v2.4s,
			cmp	x10, #2048	bsl	v4.16b, v1.16b
			b.ne	<u>.LBB1_4</u>	fadd	v0.4s, v4.4s,
					str	q0, [x9, x10]
					add	x10, x10, #16
					cmp	x10, #2048
					b.ne	<u>.LBB1_4</u>

Pipelining - second iteration can begin before first completes.


1x interleave = 1.75 per lane 4x interleave = 1.06 per lane

Synthetic / artificial case - always profile!

	476	ldp	q20, q10, [sp, #352]	511	fcmgt	v15.4s, v25.4s, v17.4s
	477	subs	x8, x8, #1	512	ldr	q25, [sp, #256]
	478	ldp	q25, q27, [sp, #96]	513	bsl	v8.16b, v25.16b, v27.1
	479	fcmgt	v14.4s, v20.4s, v0.4s	514	ldr	q25, [sp, #144]
	480	ldp	q20, q21, [sp, #288]	515	fadd	v4.4s, v20.4s, v4.4s
	481	fcmgt	v15.4s, v21.4s, v1.4s	516	mov	v20.16b, v14.16b
	482	ldr	q21, [sp, #400]	517	stp	q2, q3, [x9, #-64]
	483	fcmgt	v28.4s, v20.4s, v2.4s	518	fcmgt	v28.4s, v25.4s, v18.4s
	484	ldr	q20, [sp, #272]	519	ldr	q25, [sp, #16]
	485	bsl	v14.16b, v21.16b, v27.16b	520	bsl	v21.16b, v11.16b, v25.
	486	fcmgt	v31.4s, v20.4s, v3.4s	521	ldr	g25, [sp, #128]
	487	ldp	q21, q20, [sp, #224]	522	fadd	v5.4s, v8.4s, v5.4s
	488	fcmgt	v8.4s, v21.4s, v5.4s	523	mov	v8.16b, v15.16b
	489	ldr	q21, [sp, #384]	524	bsl	v20.16b, v22.16b, v29.
	490	fcmgt	v20.4s, v20.4s, v4.4s	525	fcmgt	v31.4s, v25.4s, v19.4s
	491	bsl	v15.16b, v21.16b, v25.16b	526	ldr	q25, [sp]
	492	ldp	q27, q25, [sp, #64]	527	fadd	v6.4s, v21.4s, v6.4s
16b	493	fadd	v0.4s, v14.4s, v0.4s	528	mov	v21.16b, v28.16b
	494	bsl	v28.16b, v10.16b, v25.16b	529	bsl	v10.16b, v24.16b, v25.
	495	ldp	q25, q21, [sp, #192]	530	bsl	v8.16b, v9.16b, v30.16
	496	fcmgt	v21.4s, v21.4s, v6.4s	531	fadd	v16.4s, v20.4s, v16.4s
	497	fadd	v1.4s, v15.4s, v1.4s	532	stp	q4, q5, [x9, #-32]
	498	fcmgt	v10.4s, v25.4s, v7.4s	533	mov	v28.16b, v31.16b
	499	ldr	q25, [sp, #336]	534	bsl	v21.16b, v26.16b, v12.
	500	bsl	v31.16b, v25.16b, v27.16b	535	fadd	v7.4s, v10.4s, v7.4s
	501	ldr	q25, [sp, #176]	536	bsl	v28.16b, v23.16b, v13.
	502	ldr	q27, [sp, #48]	537	fadd	v17.4s, v8.4s, v17.4s
	503	fadd	v2.4s, v28.4s, v2.4s	538	fadd	v18.4s, v21.4s, v18.4s
	504	stp	q0, q1, [x9, #-96]			
	505	fcmgt	v14.4s, v25.4s, v16.4s	539	stp	q6, q7, [x9]
	506	ldr	q25, [sp, #320]	540	fadd	v19.4s, v28.4s, v19.4s
	507	bsl	v20.16b, v25.16b, v27.16b	541	stp	q16, q17, [x9, #32]
	508	ldr	q25, [sp, #160]	542	stp	q18, q19, [x9, #64]
	509	ldr	q27, [sp, #32]	543	add	x9, x9, #192
	510	fadd	v3.4s, v31.4s, v3.4s	544	b.ne	<u>.LBB10_2</u>
		200000000	OF O			

12x = 68 instructions (1.42 per lane)

'Idp', 'stp' - loads and stores - indicate register spills & refills



8-wide: 4.5x 1-wide (18x scalar)

12-wide: 5.5x 1-wide (22x scalar)

Improvement 1: triangle

Triangle formula

$2\left\{\operatorname{abs}(x) < 0.5: x, \operatorname{sign}(x) - x\right\}$

simd triangle = 2.f * (simd::picklt(simd::fabs(x), 0.5f, x, simd::sign(x)-x));

sign function: pick $(x \ge 0)$? 1 : -1;

			000000000000000000000000000000000000000		20202020	20202		20202020			00000000	2020
Avg	runtime	:300.944000	Interleave	width:	1 (x4)	4	(fo	r iter)	:524288	Nori	malised	exe
Avg	runtime	:344.110016	Interleave	width:	2 (x4)	8	(fo	r iter)	:1048576	Nori	malised	exe
Avg	runtime	:471.224030	Interleave	width:	4 (x4)	16	(fo	r iter)	:2097152	l Nori	malised	exe
Avg	runtime	:841.338013	Interleave	width:	8 (x4)	32	(fo	r iter)	:4194304	Nori	malised	exe
Avg	runtime	:1047.624023	In	terleave	width:	10	(x4) 4	0 (f	or iter)	:5242880	Nor	mal
Avg	runtime	:1257.088013		terleave					or iter)	:6291456	Nor	mal
Avg	runtime	:1809.314087	In	terleave	width:	16	(x4) 6	4 (f	or iter)	:8388608	Nor	mal
Avg	runtime	:5050.236328	In	terleave	width:	32	(x4) 1	28 (f	or iter)	:16777216	Nor	mal
												-

At 4-16x interleaving, still ~9x faster than a naive sawtooth implemented in scalar code.

Still not antialiased! But provides a solid foundation for symmetric, band limited polynomials...

1x absolute
2x compare
2x mask
1x subtract
1x scale

exec time (1 osc, 1smp, pSec) 574.005188(MOscSamps/s: 1742)exec time (1 osc, 1smp, pSec) 328.168884(MOscSamps/s: 3047)exec time (1 osc, 1smp, pSec) 224.697128(MOscSamps/s: 4450)exec time (1 osc, 1smp, pSec) 200.590622(MOscSamps/s: 4985)exec time (1 osc, 1smp, pSec) 200.590622(MOscSamps/s: 4985)exec time (1 osc, 1smp, pSec) 199.818436(MOscSamps/exec time (1 osc, 1smp, pSec) 199.808777(MOscSamps/exec time (1 osc, 1smp, pSec) 199.808777(MOscSamps/exec time (1 osc, 1smp, pSec) 215.687042(MOscSamps/exec time (1 osc, 1smp, pSec) 301.017548(MOscSamps/

hps/s: 1742)(64vc 88k Est CPU%: 0.32328)hps/s: 3047)(64vc 88k Est CPU%: 0.184825)hps/s: 4450)(64vc 88k Est CPU%: 0.126549)hps/s: 4985)(64vc 88k Est CPU%: 0.112973)(MOscSamps/s: 5004)(64vc 88k Est CPU%: 0.112538)(MOscSamps/s: 5004)(64vc 88k Est CPU%: 0.112532)(MOscSamps/s: 4636)(64vc 88k Est CPU%: 0.121475)(MOscSamps/s: 3322)(64vc 88k Est CPU%: 0.169533)



Improvement 2: polynomial sine wave


5th order polynomial, half-cycle sine wave

$$y = \frac{\left(x^5 - 10x^3 + 25x\right)}{16}$$

simd y = triangle; simd $y^2 = y*y;$ simd y3 = y2*y;simd sine_wave = ((y2*y3) - (10.f * y3) + (25.f * y)) * 0.625f;

												0000
Avg	runtime	:329.464020	Interleave	width: :	1 (x4)	4	(foi	r iter):	524288	No	rmalised	l ex
Avg	runtime	:417.248016	Interleave	width: 2	2 (x4)	8	(foi	r iter):	1048576	No No	rmalised	l ex
Avg	runtime	:690.966003	Interleave	width: 4	4 (x4)	16	(foi	r iter):	2097152	l No	rmalised	l ex
Avg	runtime	:1353.282104	Int	terleave	width:	8 ((x4) 32			:4194304		orma
Avg	runtime	:1691.318115	Int	terleave	width:	10	(x4) 46) (fo	or iter)	:5242880	No	orma
Avg	runtime	:2032.918091	Int	terleave	width:	12	(x4) 48	3 (fo	or iter)	:6291456	No	orma
Avg	runtime	:2843.722168	Int	terleave	width:	16	(x4) 64			:8388608		orma
Avg	runtime	:7165.370117	Int	terleave	width:	32	(x4) 12	28 (fo	or iter)	:1677721	.6 No	orma
								and the second se	and the second s		and the second se	-

At 4-16x interleaving, still >5.5x faster than a naive sawtooth implemented in scalar code.




- Total error: -54dB
- Excluding first four harmonics: -80dB (good to Fs / 8)

Improvement 2: polynomial sine wave

Assembly (1x interleave / 4-wide)

-5-5-5-5-5-5-5-5-5-5	52	
LBB10_2:		
fcmge	v18.4s, v5.4s, v1.4s	
subs	x8, x8, #1	
bsl	v18.16b, v0.16b, v6.16b	
fadd	v1.4s, v18.4s, v1.4s	
fcmlt	v18.4s, v1.4s, #0.0	
fabs	v19.4s, v1.4s	
bsl	v18.16b, v3.16b, v2.16b	
fcmge	v19.4s, v19.4s, v4.4s	
fsub	v18.4s, v18.4s, v1.4s	
bif	v18.16b, v1.16b, v19.16b	
fadd	v19.4s, v18.4s, v18.4s	
fmul	v18.4s, v18.4s, v17.4s	
fmul	v20.4s, v19.4s, v19.4s	
fmul	v19.4s, v20.4s, v19.4s	
fadd	v20.4s, v20.4s, v7.4s	
fmla	v18.4s, v19.4s, v20.4s	
fmul	v18.4s, v18.4s, v16.4s	
str	q18, [x0], #16	
b.ne	<u>.LBB10_2</u>	

Assembly (1x interleave / 4-wide)



Improvement 3: Quadrature oscillator

Computationally simple technique producing a pure sine & cosine wave using rotation

```
for (int i = 0; i < smps; i++)</pre>
{
      simd newX = cosAngle * x - sinAngle * y;
      simd newY = sinAngle * x + cosAngle * y;
      x = newX;
      y = newY;
      buffer[i] = y;
   Avg runtime :657.864014 Interleave width: 1 (x4) 4
                                                      (for iter):524288
                                                                           Normalised
   Avg runtime :810.534058 Interleave width: 2 (x4) 8
                                                      (for iter):1048576
                                                                           Normalised
   Avg runtime :1335.934082
                                Interleave width: 4 (x4) 16
                                                             (for iter):2097152
                                                                                  Norr
   Avg runtime :1942.556152
                                Interleave width: 6 (x4) 24
                                                             (for iter):3145728
                                                                                  Nor
                                                             (for iter):4194304
                                                                                  Nor
   Avg runtime :2405.724121
                                Interleave width: 8 (x4) 32
   Avg runtime :3089.466064
                                Interleave width: 10 (x4) 40
                                                             (for iter):5242880
                                                                                  Nor
   Avg runtime :3643.606201
                                Interleave width: 12 (x4) 48
                                                             (for iter):6291456
                                                                                  Nor
   Avg runtime :5089.434082
                                                                                  Nor
                                Interleave width: 16 (x4) 64
                                                             (for iter):8388608
                                Interleave width: 32 (x4) 128
                                                             (for iter):16777216
                                                                                  Nor
   Avg runtime :12212.930664
```

Clean waveforms.

Algorithm is inherently branchless.

✓ sin & "free" cos wave.

Coefficient calculation is costly (needs trig or close appro Iterative - potential for stability problems.

	000000		JXOXOXOX	02020202	o xo xo xo x			DZOZOZ						
exec time (1	osc,	1smp, p	Sec) 12	254.776	123	(MOscSan	nps/s: 796)		(64vc	88k Est	CPU%:	0.70669)	
exec time (1	osc,	1smp, p	Sec) 77	72.9855	35	(MOscSan	nps/s: 1293)	(64vc	88k Est	CPU%:	0.43534	5)	
malised exec	time	(1 osc,	1smp,	pSec)	637.02	3010	(MOscSamps,	/s: :	1569)	(64vc	88k E	st CPU%:	0.358771)	
malised exec	time	(1 osc,	1smp,	pSec)	617.52	1973	(MOscSamps,	/s: :	1619)	(64vc	88k E	st CPU%:	0.347788)	
malised exec	time	(1 osc,	1smp,	pSec)	573.56	9336	(MOscSamps,	/s: :	1743)	(64vc	88k E	st CPU%:	0.323034)	
malised exec	time	(1 osc,	1smp,	pSec)	589.26	8921	(MOscSamps,	/s: :	1697)	(64vc	88k E	st CPU%:	0.331876)	
malised exec	time	(1 osc,	1smp,	pSec)	579.13	5620	(MOscSamps,	/s: :	1726)	(64vc	88k E	st CPU%:	0.326169)	
malised exec	time	(1 osc,	1smp,	pSec)	606.70	7825	(MOscSamps,	/s: :	1648)	(64vc	88k E	st CPU%:	0.341698)	
malised exec	time	(1 osc,	1smp,	pSec)	727.94	7388	(MOscSamps,	/s: :	1373)	(64vc	88k E	st CPU%:	0.40998)	



Improvement 3: Quadrature oscillator


											LBB1	.0_2:		
for	(int	• i =	0:	i < s	mns:	i++)			02020202020			fmul	v5.4s, v0.4s, v2.4s	
	<pre>for (int i = 0; i < smps; i++) {</pre>											subs	x8, x8, #1	
ι				-	_							fmls	v5.4s, v4.4s, v3.4s	
	<pre>simd newX = cosAngle * x - sinAngle * y;</pre>											fmul	v4.4s, v4.4s, v2.4s	
	simd newY = sinAngle * x + cosAngle * y;											fmla	v4.4s, v0.4s, v3.4s	
	x = newX;											mov	v0.16b, v5.16b	
	v =	newY	- -									str	q4, [x0], #16	
	-		-									b.ne	<u>.LBB10_2</u>	
	buli	fer[i	」 = 1	y î										
}														
	AX			AY			BX			BY		Two hal	lves (x, y) execute indep	Del
R04	R03	R00	R00	R01	R02	R09	R08	R05	R05	R06	R07			
												Multiply	/-accumulates (FMLA/F	
	CX	D10	D10	CY	010	D10	DX			DY		ινιαπηριγ		
R14	R13	R10	R10	R11	R12	R19	R18	R15	R15	R16	R17			
	EX			EY			FX			FY		Next ite	eration must wait 4 cycl	es
R24	R23	R20	R20	R21	R22	R29	R28	R25	R25	R26	R27			
												Five rec	gisters required per lane	
	GX			GY			ΗX			ΗY				
R34	R33	R30	R30	R31	R32	R39	R38	R35	R35	R36	R37	but c	only 32 available!	

4 cycles after 'fmul'. 4 cycles until result. Result to 'v0' for next iteration

endently on adjacent units


MS) wait 4 cycles for FMULs to complete.

es for multiply-accumulates to complete.





Results and comparison





Performance

Numerical stability

Coefficients

Interleave

C Quadrature
Fidelity
Simplicity
Free cos wave!

Polynomial Bandlimited Step


"Generate a naive sawtooth, then correct the step-function to reduce | remove aliasing while preserving harmonics."

Use a polynomial function to approximate a band-limited step.

Sawtooth, triangle, square, PWM, hardsync ...

Polynomial Bandlimited Step

"Lookahead-free" using windowed x^2





Improvement three: PolyBLEP **Polynomial Bandlimited Step**


```
for (int i = 0; i < smps; i++)</pre>
{
    ph += simd::pickgt(ph, rsp, rst, phi);
    simd saw = ph *2;
    simd sqr = simd::pickgt(ph, pwm, 1.f, -1.f);
    simd window_hilo = window_size_inverse * simd::fmax(0.f, (simd::fabs(ph) - window_size_one_minus));
    simd window_lohi = window_size_inverse * simd::fmax(0.f, (simd::fabs(ph) - window_size_one_minus));
    buffer[i] = sqr_level * (sqr - window_hilo_q - window_lohi_q) + saw_level * (saw - window_hilo_q);
}
```

// Phase increment: (ph > rsp) ? rst : phi;

// Raw sawtooth scaled -1..1 // Raw squarewv scaled -1..1

// Window around +-1 simd window_hilo_q = window_hilo * window_hilo * simd::sign(saw); // x^2 window, positive for ph > 0.5, negative for ph < 0.5

// Window around +-1 simd window_lohi_q = window_lohi * window_lohi * simd::sign(sqr); // x^2 window, positive for sqr > 0, negative for sqr < 1






Polynomial Bandlimited Step

.LBB10_2:		
fcm	nge v20.4s, v5.4s, v1.4s	Perfo
sub	os x8, x8, #1	
bsl	v20.16b, v0.16b, v6.16b	
fad	d v1.4s, v20.4s, v1.4s	
fab	v20.4s, v1.4s	8 —
fad	d v21.4s, v1.4s, v1.4s	
fcm	nge v22.4s, v4.4s, v1.4s	
fad	d v20.4s, v17.4s, v20.4s	G
fcm	lt v23.4s, v21.4s, #0.0	6 —
mov	v v25.16b, v22.16b	
bsl	v25.16b, v3.16b, v2.16b	
fma	x v20.4s, v20.4s, v18.4s	4
fmu	ul v20.4s, v20.4s, v19.4s	-
fmu	1 v20.4s, v20.4s, v20.4s	
fne	eg v24.4s, v20.4s	
bsl	v23.16b, v24.16b, v20.16b	2 —
bif	v20.16b, v24.16b, v22.16b	_
fad	d v20.4s, v20.4s, v25.4s	
fsu	ub v21.4s, v21.4s, v23.4s	
fsu	ub v20.4s, v20.4s, v23.4s	0 —
fmu	ul v21.4s, v21.4s, v16.4s	
fml	a v21.4s, v20.4s, v7.4s	
str	q21, [x0], #16	
b.n	e <u>.LBB10_2</u>	
		000000000000000000000000000000000000000

				KOKOKOKOKOKO	MOMOMOMO	KOKOKOKOK	OXOXC	UKOKOKO)	XOXOX	I MOMOMOMOMO	KOKOKOK	ROKOKOKO		XOX
35	===	Test op	3 (PolyBLEP	<pre>saw/sqr): :</pre>	====									
SŘ	Avg	runtime	:359.624023	Interleave	width:	1 (x4)	4	(for	iter):52	24288	N	ormalised	d ex
5	Avg	runtime	:517.182007	Interleave	width:	2 (x4)	8	(for	iter):10	948576	No	ormalised	d ex
	Avg	runtime	:964.546021	Interleave	width:	4 (x4)	16	(for	iter):20	97152	N	ormalised	d ex
	Avg	runtime	:1381.078125	i In	terleave	width:	6	(x4)	24	(for	iter)	3145728	B No	orma
32	Avg	runtime	:1848.480103	In [.]	terleave	width:	8	(x4)	32	(for	iter)	4194304	4 No	orma
ŠŠ	Avg	runtime	:2311.291992	In [.]	terleave	width:	10	(x4)	40	(for	iter)	:524288	9 No	orma
	Avg	runtime	:2985.920166	In [.]	terleave	width:	12	(x4)	48	(for	iter)	:629145	5 No	orma
	Avg	runtime	:3949.286133	In [.]	terleave	width:	16	(x4)	64	(for	iter)	8388608	3 No	orma
	Avg	runtime	:9166.251953	In [.]	terleave	_width:	32	(x4)	128	B (for	iter)	:167772:	16 No	orma


ormance vs scalar naive saw




exec time (1 osc, 1smp, pSec) 685.928406 (64vc 88k Est CPU%: 0.386315) (MOscSamps/s: 1457) exec time (1 osc, 1smp, pSec) 493.223206 (MOscSamps/s: 2027) (64vc 88k Est CPU%: 0.277783) exec time (1 osc, 1smp, pSec) 459.931396 (MOscSamps/s: 2174) (64vc 88k Est CPU%: 0.259033) malised exec time (1 osc, 1smp, pSec) 439.032928 (MOscSamps/s: 2277) (64vc 88k Est CPU%: 0.247263) malised exec time (1 osc, 1smp, pSec) 440.712006 (64vc 88k Est CPU%: 0.248209) (MOscSamps/s: 2269) malised exec time (1 osc, 1smp, pSec) 440.843994 (MOscSamps/s: 2268) (64vc 88k Est CPU%: 0.248283) malised exec time (1 osc, 1smp, pSec) 474.599274 (64vc 88k Est CPU%: 0.267294) (MOscSamps/s: 2107) malised exec time (1 osc, 1smp, pSec) 470.791595 (MOscSamps/s: 2124) (64vc 88k Est CPU%: 0.26515) malised exec time (1 osc, 1smp, pSec) 546.351257 (MOscSamps/s: 1830) (64vc 88k Est CPU%: 0.307705)

4-5x antialiased saw & square for the price of one naive sawtooth

Crude window - unacceptable roll-off and aliasing at 1x



Better polynomials may be available!



2x: much better than naive.

Clean sawtooth & pulse at 4x for the price of a naive sawtooth at 1x Better polynomials may be available...

4x: approaching perfection -78dB > 10kHz -90dB <= 10kHz



Results and conclusion

Branch-free & parallel code offers potentially significant efficiency gains.

Visible register file limits maximum efficiency (SVE2 to the rescue?)

Beware compilers with good intentions...

Profile, profile, profile!

Thank you.

Thanks to: Dougall Johnson (M1 instruction timings) https://dougallj.github.io/applecpu/firestorm.html Matt Godbolt (Compiler Explorer) https://godbolt.org/ (M1 architectural diagrams) https://x.com/cardyak Cardyak (Graph Plotter) https://www.desmos.com/calculator Desmos https://www.voxengo.com (SPAN) Voxengo

